IEEE TRANSACTIONS ON COMPUTERS, cilt.55, sa.8, ss.1062-1066, 2006 (SCI-Expanded)
This paper presents a general approach for designing array and tree integer multipliers with overflow detection. The overflow detection techniques are based on an analysis of the magnitudes of the input operands. The overflow detection circuits operate in parallel with a simplified multiplier to reduce the overall area and delay.